基于可编程逻辑器件的频率与功率因数的测量 二

^论文字数:24584,页数:77  附任务书，开题报告，文献综述

基于可编程逻辑器件的频率和功率因数的测量

 摘要:在工业领域，检测电网频率和功率因数有十分重要的实际意义。而更精确地、抗干扰性强地测量电网频率和功率因数是技术设计人员不断的研究的方向。为了满足精确地、抗干扰性强地测量，本次设计采用可编程逻辑器件实现电网频率和功率因数的测量。在外围电路的设计，选用传感器得到电网电压、电流信号，然后进行电流/电压变换、滤波、放大与过零比较，从而得到方波信号。在控制的核心部分，采用VHDL硬件描述语言进行对FPGA器件的功能描述和设计，即基于FPGA器件实现频率与功率因数的在线测量。该系统以FPGA器件作为控制的核心使测量精确、抗干扰性强、高速、可靠等优点。
 关键词：频率测量；功率因数测量；可编程逻辑器件；硬件描述语言
 
 Frequency and power factor measurement based on Programmable logic machine piece

 abstract: In the industry realm, the examination charged barbed wire net frequency has the very important and actual meaning with the power factor.But more by the square, the anti- interference measures the charged barbed wire net frequency doughtily with the power factor is technique design that direction that research the personnel is continuously.For satisfying by the square, the anti- interference measures doughtily, programmable logic in adoption in this design machine a diagraph for realizing charged barbed wire net frequency with power factor. Design in outer circle electric circuit, choose to use to spread to feel the machine get the charged barbed wire net electric voltage, electric current signal, then proceed the electric current/ electric voltage transformation, throw away wave, enlarge with compare over the zero, from but get the square a signal. At the core part that control, the adoption VHDL hardware describes the language proceed to FPGA machine an on-line diagraph for of function describing with designing, then basing on FPGA machine piece realizing frequency and power factor.That system makes measure the precision, anti- interference with the FPGA machine a core for being used as control strong, high speed, dependable etc. advantage.
 Keywords: Frequency measurement; Power factor measurement; Programmable logic machine piece; The hardware describes the language

目  录

摘要: I
abstract: II

第1章  可编程器件及其VHDL描述语言 1
1.1 FPGA/CPLD简介 1
1.1.1 FPGA/CPLD的结构 1
1.1.2 FPGA/CPLD开发流程 2
1.1.3 FLEX10K器件简介 5
1.2 MAXPLUSⅡ简介 6
1.3 VHDL语言简介 7
1.3.1 VHDL语言的结构[1] 7
1.3.2 VHDL语言设计步骤 8
第2章  电网频率和功率因数测量的方案比较 9
2.1 频率测量方案比较 9
2.2 功率因数测量方案比较 10
第3章  硬件电路设计 11
3.1 主电路设计 11
3.2 电流/电压变换电路设计及选型 12
3.3 传感器的设计及选型 12
3.3.1 霍尔电压传感器的选型（选CHV-100） 13
3.3.2 霍尔电流传感器的选型：(选CHB-300S) 15
3.4 滤波器的设计及选型 16
3.5 放大器的设计及选型 18
3.5.1 放大10倍的放大器的设计及选型 18
3.5.2 放大100倍的放大器的设计及选型 20
3.6 比较器的设计及选型 21
第4章  频率测量系统 24
4.1 计数模块 24
4.2 锁存模块 25
4.3 选档功能模块 27
4.4 片选模块 28
4.5 动态显示模块 29
4.6 七段显示模块 30
4.7 频率系统模块图 32
第5章  功率因数测量系统 33
5.1 计数模块 33
5.2 移位模块 34
5.3 乘法模块 35
5.4 除法模块 36
5.5 变换模块 37
5.6 片选模块 38
5.7 动态显示模块 39
5.8 功率因数系统模块图 40
5.9 频率与功率因数系统 41
参考文献 43
小结 44
致谢 45
附录A1 46
附录A2 48
附录B1 49
附录B2 56

相关论文